803 search results - page 64 / 161 » Multiply-constrained distributed constraint optimization |
149
click to vote
JMLR
2010
14 years 10 months ago
2010
We consider the problem of reducing the dimensionality of labeled data for classification. Unfortunately, the optimal approach of finding the low-dimensional projection with minim...
144
Voted
INFOCOM
2012
IEEE
13 years 5 months ago
2012
IEEE
—In this paper we study the resource allocation in OFDM-based cognitive radio (CR) networks, under the consideration of many practical limitations such as imperfect spectrum sens...
127
click to vote
PR
2006
15 years 3 months ago
2006
A cross-validation error estimator is obtained by repeatedly leaving out some data points, deriving classifiers on the remaining points, computing errors for these classifiers on ...
144
Voted
ASPDAC
2008
ACM
15 years 5 months ago
2008
ACM
Abstract-- Increasing delay and power variation are significant challenges to the designers as technology scales to the deep sub-micron (DSM) regime. Traditional module selection t...
193
Voted
ISPD
2012
ACM
13 years 11 months ago
2012
ACM
Gate sizing in VLSI design is a widely-used method for power or area recovery subject to timing constraints. Several previous works have proposed gate sizing heuristics for power ...