Sciweavers

1740 search results - page 157 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
PDP
2010
IEEE
15 years 9 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
PPOPP
1997
ACM
15 years 9 months ago
LoPC: Modeling Contention in Parallel Algorithms
Parallel algorithm designers need computational models that take first order system costs into account, but are also simple enough to use in practice. This paper introduces the L...
Matthew Frank, Anant Agarwal, Mary K. Vernon
ASPDAC
2006
ACM
131views Hardware» more  ASPDAC 2006»
15 years 11 months ago
POSIX modeling in SystemC
- Early estimation of the execution time of Real-Time embedded SW is an essential task in complex, HW/SW embedded system design. Application SW execution time estimation requires t...
Hector Posadas, Jesús Ádamez, Pablo ...
SIGMETRICS
2011
ACM
161views Hardware» more  SIGMETRICS 2011»
14 years 7 months ago
Modeling program resource demand using inherent program characteristics
The workloads in modern Chip-multiprocessors (CMP) are becoming increasingly diversified, creating different resource demands on hardware substrate. It is necessary to allocate h...
Jian Chen, Lizy Kurian John, Dimitris Kaseridis
ICASSP
2008
IEEE
15 years 11 months ago
Robust multiuser detection based on probability constrained optimization of the MMSE receiver
The performance of multiuser detection (MUD) algorithms for codedivision multiple-access (CDMA) systems depends on the accuracy of channel estimates. Such estimates are typically ...
Sergiy A. Vorobyov