Sciweavers

1740 search results - page 37 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
DAC
2002
ACM
16 years 2 months ago
Timed compiled-code simulation of embedded software for performance analysis of SOC design
In this paper, a new timing generation method is proposed for the performance analysis of embedded software. The time stamp generation of I/O accesses is crucial to performance es...
Jong-Yeol Lee, In-Cheol Park
ISBI
2007
IEEE
15 years 8 months ago
A Posteriori Error Estimation in Biomedical Imaging
We present an adaptive hybrid FEM/FDM method for an inverse scattering problem in scanning acoustic microscopy with a special focus on new application in medical imaging. The prob...
Larisa Beilina
ISCAS
2005
IEEE
187views Hardware» more  ISCAS 2005»
15 years 7 months ago
Hybrid cascode compensation for two-stage CMOS operational amplifiers
This paper presents the analysis of hybrid cascode compensation scheme which is used in two-stage CMOS operational transconductance amplifiers (OTAs). The open loop signal transfe...
Mohammad Yavari, Omid Shoaei, Francesco Svelto
DATE
2009
IEEE
109views Hardware» more  DATE 2009»
15 years 8 months ago
Improving yield and reliability of chip multiprocessors
— An increasing number of hardware failures can be attributed to device reliability problems that cause partial system failure or shutdown. In this paper we propose a scheme for ...
Abhisek Pan, Omer Khan, Sandip Kundu
JNW
2006
108views more  JNW 2006»
15 years 1 months ago
System-Level Fault Diagnosis Using Comparison Models: An Artificial-Immune-Systems-Based Approach
The design of large dependable multiprocessor systems requires quick and precise mechanisms for detecting the faulty nodes. The problem of system-level fault diagnosis is computati...
Mourad Elhadef, Shantanu Das, Amiya Nayak