Sciweavers

1740 search results - page 42 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
DATE
2009
IEEE
146views Hardware» more  DATE 2009»
15 years 10 months ago
Heterogeneous multi-core platform for consumer multimedia applications
—This paper presents a multi-core SoC architecture for consumer multimedia applications. The comprehensive functionality of such multimedia systems is described using the example...
Peter Kollig, Colin Osborne, Tomas Henriksson
TCOM
2008
75views more  TCOM 2008»
15 years 4 months ago
Fast performance estimation of block codes
Importance sampling is used in this paper to address the classical yet important problem of performance estimation of block codes. Simulation distributions that comprise discretean...
Rajan Srinivasan, Nuo Wang
ISCA
2002
IEEE
115views Hardware» more  ISCA 2002»
15 years 9 months ago
ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors
This paper presents ReVive, a novel general-purpose rollback recovery mechanism for shared-memory multiprocessors. ReVive carefully balances the conflicting requirements of avail...
Milos Prvulovic, Josep Torrellas, Zheng Zhang
ICASSP
2009
IEEE
15 years 10 months ago
Factor graph based design of an OFDM-IDMA receiver performing joint data detection, channel estimation, and channel length selec
We present a factor graph based design of a receiver for pilotassisted OFDM-IDMA systems transmitting over frequency-selective channels. The receiver performs joint iterative mult...
Clemens Novak, Gerald Matz, Franz Hlawatsch
IBMRD
2006
76views more  IBMRD 2006»
15 years 4 months ago
Modeling wire delay, area, power, and performance in a simulation infrastructure
We present Justice, a set of extensions to the Liberty simulation infrastructure that model area, wire length, and power consumption in processor architectures. Given an architectu...
Nicholas P. Carter, Azmat Hussain