Sciweavers

1740 search results - page 44 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
ESTIMEDIA
2006
Springer
15 years 7 months ago
Resource Manager for Non-preemptive Heterogeneous Multiprocessor System-on-chip
Increasingly more MPSoC platforms are being developed to meet the rising demands from concurrently executing applications. These systems are often heterogeneous with the use of de...
Akash Kumar, Bart Mesman, Bart D. Theelen, Henk Co...
ICCAD
2001
IEEE
102views Hardware» more  ICCAD 2001»
16 years 28 days ago
Simulation-Based Automatic Generation of Signomial and Posynomial Performance Models for Analog Integrated Circuit Sizing
This paper presents a method to automatically generate posynomial response surface models for the performance parameters of analog integrated circuits. The posynomial models enabl...
Walter Daems, Georges G. E. Gielen, Willy M. C. Sa...
ICC
2007
IEEE
15 years 10 months ago
Implementation and Simulation of DBHPD and CBQ scheduling - A Comparative Study
— In this paper we analyze the operation of two scheduling algorithms, Class Based Queuing (CBQ) and Delay Bounded Hybrid Proportional Delay (DBHPD). We compare results obtained ...
Johanna Nieminen, Marko Luoma, Olli-Pekka Lamminen...
ISQED
2010
IEEE
133views Hardware» more  ISQED 2010»
15 years 2 months ago
UC-PHOTON: A novel hybrid photonic network-on-chip for multiple use-case applications
Multiple use-case chip multiprocessor (CMP) applications require adaptive on-chip communication fabrics to cope with changing use-case performance needs. Networks-on-chip (NoC) ha...
Shirish Bahirat, Sudeep Pasricha
HPCA
2001
IEEE
16 years 4 months ago
Self-Tuned Congestion Control for Multiprocessor Networks
Network performance in tightly-coupled multiprocessors typically degrades rapidly beyond network saturation. Consequently, designers must keep a network below its saturation point...
Mithuna Thottethodi, Alvin R. Lebeck, Shubhendu S....