Sciweavers

1740 search results - page 47 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
HIPC
2004
Springer
15 years 9 months ago
Parallel Performance of Hierarchical Multipole Algorithms for Inductance Extraction
Parasitic extraction techniques are used to estimate signal delay in VLSI chips. Inductance extraction is a critical component of the parasitic extraction process in which on-chip ...
Hemant Mahawar, Vivek Sarin, Ananth Grama
CCR
2002
88views more  CCR 2002»
15 years 3 months ago
Retransmission schemes for streaming internet multimedia: evaluation model and performance analysis
This paper presents a trace-driven simulation study of two classes of retransmission timeout (RTO) estimators in the context of realtime streaming over the Internet. We explore th...
Dmitri Loguinov, Hayder Radha
BMCBI
2010
161views more  BMCBI 2010»
15 years 4 months ago
CGHpower: exploring sample size calculations for chromosomal copy number experiments
Background: Determining a suitable sample size is an important step in the planning of microarray experiments. Increasing the number of arrays gives more statistical power, but ad...
Ilari Scheinin, Jose A. Ferreira, Sakari Knuutila,...
IPPS
2002
IEEE
15 years 9 months ago
Dynamic Power Management of Multiprocessor Systems
Power management is critical to power-constrained real-time systems. In this paper, we present a dynamic power management algorithm. Unlike other approaches that focus on the trad...
Jinwoo Suh, Dong-In Kang, Stephen P. Crago
DAC
2006
ACM
15 years 6 months ago
A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip
With the growing complexity in consumer embedded products and the improvements in process technology, Multi-Processor SystemOn-Chip (MPSoC) architectures have become widespread. T...
David Atienza, Pablo Garcia Del Valle, Giacomo Pac...