1740 search results - page 55 / 348 » Multiprocessor performance estimation using hybrid simulatio... |
151
click to vote
ISCA
2010
IEEE
15 years 6 months ago
2010
IEEE
Two broad classes of memory models are available today: models with hardware cache coherence, used in conventional chip multiprocessors, and models that rely upon software to mana...
135
click to vote
ESANN
2003
15 years 5 months ago
2003
In this work a hybrid training scheme for the supervised learning of feedforward neural networks is presented. In the proposed method, the weights of the last layer are obtained em...
186
click to vote
HPCA
2000
IEEE
15 years 8 months ago
2000
IEEE
Abstract—Sharing patterns in shared-memory multiprocessors are the key to performance: uniprocessor latencytolerating techniques such as out-of-order execution and non-blocking c...
141
Voted
ISCA
2011
IEEE
14 years 7 months ago
2011
IEEE
Blocked-execution multiprocessor architectures continuously run atomic blocks of instructions — also called Chunks. Such architectures can boost both performance and software pr...
143
click to vote
DATE
2009
IEEE
15 years 11 months ago
2009
IEEE
— In this paper, we propose a novel, energy aware scheduling algorithm for applications running on DVS-enabled multiprocessor systems, which exploits variation in execution times...