Sciweavers

1740 search results - page 61 / 348
» Multiprocessor performance estimation using hybrid simulatio...
Sort
View
ISCC
2002
IEEE
121views Communications» more  ISCC 2002»
15 years 9 months ago
Towards a hybrid network model for wireless packet data networks
In this paper we study the performance trade-offs between conventional cellular and ad-hoc peer-to-peer wireless networks. We compare through simulations the performance of the tw...
Hung-Yun Hsieh, Raghupathy Sivakumar
TCOM
2008
84views more  TCOM 2008»
15 years 4 months ago
On the Performance of Closed-Loop Transmit Diversity with Noisy Channel Estimates and Finite-Depth Interleaved Convolutional Cod
Abstract-- In this paper, closed-form expressions for the uncoded bit error probability of closed-loop transmit diversity (CLTD) algorithms with two transmit and one receive antenn...
Jittra Jootar, James R. Zeidler, John G. Proakis
114
Voted
IJPP
2006
82views more  IJPP 2006»
15 years 4 months ago
Supporting Microthread Scheduling and Synchronisation in CMPs
Chip multiprocessors hold great promise for achieving scalability in future systems. Microthreaded chip multiprocessors add a means of exploiting legacy code in such systems. Usin...
Ian Bell, Nabil Hasasneh, Chris R. Jesshope
IPPS
1998
IEEE
15 years 8 months ago
COMPaS: A Pentium Pro PC-based SMP Cluster and Its Experience
We have built an eight node SMP cluster called COMPaS (Cluster Of Multi-Processor Systems), each node of which is a quadprocessor Pentium Pro PC. We have designed and implemented a...
Yoshio Tanaka, Motohiko Matsuda, Makoto Ando, Kazu...
HPCA
2005
IEEE
16 years 4 months ago
Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture
This paper studies the impact of L2 cache sharing on threads that simultaneously share the cache, on a Chip Multi-Processor (CMP) architecture. Cache sharing impacts threads non-u...
Dhruba Chandra, Fei Guo, Seongbeom Kim, Yan Solihi...