Sciweavers

5190 search results - page 596 / 1038
» Multithreaded Parallel Computer Model with Performance Evalu...
Sort
View
IPPS
2000
IEEE
15 years 9 months ago
A Mechanism for Speculative Memory Accesses Following Synchronizing Operations
In order to reduce the overhead of synchronizing operations of shared memory multiprocessors, this paper proposes a mechanism, named specMEM, to execute memory accesses following ...
Takayuki Sato, Kazuhiko Ohno, Hiroshi Nakashima
ICPR
2010
IEEE
15 years 10 months ago
RBM-Based Silhouette Encoding for Human Action Modelling
—In this paper we evaluate the use of Restricted Bolzmann Machines (RBM) in the context of learning and recognizing human actions. The features used as basis are binary silhouett...
Manuel Jesus Marin-Jimenez, Nicolas Perez De La Bl...
IEEEPACT
2005
IEEE
15 years 10 months ago
Communication Optimizations for Fine-Grained UPC Applications
Global address space languages like UPC exhibit high performance and portability on a broad class of shared and distributed memory parallel architectures. The most scalable applic...
Wei-Yu Chen, Costin Iancu, Katherine A. Yelick
PRESENCE
2010
76views more  PRESENCE 2010»
14 years 11 months ago
Modularity for Large Virtual Reality Applications
This paper focuses on the design of high performance VR applications. These applications usually involve various I/O devices and complex simulations. A parallel architecture or gri...
Jérémie Allard, Jean-Denis Lesage, B...
IEEEPACT
2003
IEEE
15 years 10 months ago
Miss Rate Prediction across All Program Inputs
Improving cache performance requires understanding cache behavior. However, measuring cache performance for one or two data input sets provides little insight into how cache behav...
Yutao Zhong, Steve Dropsho, Chen Ding