Sciweavers

5190 search results - page 686 / 1038
» Multithreaded Parallel Computer Model with Performance Evalu...
Sort
View
142
Voted
VTC
2008
IEEE
102views Communications» more  VTC 2008»
15 years 10 months ago
Two-Level Early Stopping Algorithm for LTE Turbo Decoding
—The design of LTE turbo coding chain suitable for flexible parallel and pipelined hardware implementations is presented. The hierarchical data structure further offers an opport...
Jung-Fu Cheng
PDP
2005
IEEE
15 years 9 months ago
A Comparison Study of the HLRC-DU Protocol versus a HLRC Hardware Assisted Protocol
SVM systems are a cheaper and flexible way to implement the shared memory programming paradigm. Their huge flexibility is due to their software implementation; however, this is al...
Salvador Petit, Julio Sahuquillo, Ana Pont
152
Voted
HPDC
2002
IEEE
15 years 9 months ago
Predicting Sporadic Grid Data Transfers
The increasingly common practice of replicating datasets and using resources as distributed data stores in Grid environments has led to the problem of determining which replica ca...
Sudharshan Vazhkudai, Jennifer M. Schopf
IPPS
2000
IEEE
15 years 8 months ago
The Memory Bandwidth Bottleneck and its Amelioration by a Compiler
As the speed gap between CPU and memory widens, memory hierarchy has become the primary factor limiting program performance. Until now, the principal focus of hardware and softwar...
Chen Ding, Ken Kennedy
GRID
2006
Springer
15 years 4 months ago
Fault-aware scheduling for Bag-of-Tasks applications on Desktop Grids
Desktop Grids have proved to be a suitable platform for the execution of Bag-of-Tasks applications but, being characterized by a high resource volatility, require the availability ...
Cosimo Anglano, John Brevik, Massimo Canonico, Dan...