5190 search results - page 826 / 1038 » Multithreaded Parallel Computer Model with Performance Evalu... |
125
click to vote
HPCA
2009
IEEE
16 years 3 months ago
2009
IEEE
In a Chip Multi-Processor (CMP) with private caches, the last level cache is statically partitioned between all the cores. This prevents such CMPs from sharing cache capacity in r...
130
click to vote
ICS
2005
Tsinghua U.
15 years 8 months ago
2005
Tsinghua U.
In an out-of-order issue processor, instructions are dynamically reordered and issued to function units in their dataready order rather than their original program order to achiev...
132
click to vote
CCGRID
2010
IEEE
15 years 4 months ago
2010
IEEE
Infrastructure-as-a-Service (IaaS) cloud computing offers new possibilities to scientific communities. One of the most significant is the ability to elastically provision and relin...
154
click to vote
SIGMETRICS
2011
ACM
14 years 5 months ago
2011
ACM
Opportunistic routing aims to improve wireless performance by exploiting communication opportunities arising by chance. A key challenge in opportunistic routing is how to achieve ...
113
click to vote
SPAA
2010
ACM
15 years 8 months ago
2010
ACM
Transactional memory (TM) has shown potential to simplify the task of writing concurrent programs. Inspired by classical work on databases, formal definitions of the semantics of...