Sciweavers

583 search results - page 72 / 117
» NAS Parallel Benchmark Results
Sort
View
CASES
2003
ACM
15 years 5 months ago
Compiler optimization and ordering effects on VLIW code compression
Code size has always been an important issue for all embedded applications as well as larger systems. Code compression techniques have been devised as a way of battling bloated co...
Montserrat Ros, Peter Sutton
ISCA
2002
IEEE
108views Hardware» more  ISCA 2002»
15 years 4 months ago
A Scalable Instruction Queue Design Using Dependence Chains
Increasing the number of instruction queue (IQ) entries in a dynamically scheduled processor exposes more instruction-level parallelism, leading to higher performance. However, in...
Steven E. Raasch, Nathan L. Binkert, Steven K. Rei...
WSC
2008
15 years 2 months ago
Multi-objective UAV mission planning using evolutionary computation
This investigation develops an innovative algorithm for multiple autonomous unmanned aerial vehicle (UAV) mission routing. The concept of a UAV Swarm Routing Problem (SRP) as a ne...
Adam J. Pohl, Gary B. Lamont
IPPS
2003
IEEE
15 years 5 months ago
A Framework for Collective Personalized Communication
This paper explores collective personalized communication. For example, in all-to-all personalized communication (AAPC), each processor sends a distinct message to every other pro...
Laxmikant V. Kalé, Sameer Kumar, Krishnan V...
PPOPP
2010
ACM
15 years 9 months ago
Does cache sharing on modern CMP matter to the performance of contemporary multithreaded programs?
Most modern Chip Multiprocessors (CMP) feature shared cache on chip. For multithreaded applications, the sharing reduces communication latency among co-running threads, but also r...
Eddy Z. Zhang, Xipeng Shen, Yunlian Jiang