Sciweavers

583 search results - page 84 / 117
» NAS Parallel Benchmark Results
Sort
View
HPDC
1999
IEEE
15 years 4 months ago
Overview of a Performance Evaluation System for Global Computing Scheduling Algorithms
While there have been several proposals of high performance global computing systems, scheduling schemes for the systems have not been well investigated. The reason is difficultie...
Atsuko Takefusa, Satoshi Matsuoka, Hidemoto Nakada...
ICS
1999
Tsinghua U.
15 years 4 months ago
Nonlinear array layouts for hierarchical memory systems
Programming languages that provide multidimensional arrays and a flat linear model of memory must implement a mapping between these two domains to order array elements in memory....
Siddhartha Chatterjee, Vibhor V. Jain, Alvin R. Le...
ICPP
1998
IEEE
15 years 4 months ago
Supporting Software Distributed Shared Memory with an Optimizing Compiler
To execute a shared memory program efficiently, we have to manage memory consistency with low overheads, and have to utilize communication bandwidth of the platform as much as pos...
Tatsushi Inagaki, Junpei Niwa, Takashi Matsumoto, ...
IPPS
1998
IEEE
15 years 4 months ago
PULC: ParaStation User-Level Communication. Design and Overview
PULC is a user-level communication library for workstation clusters. PULC provides a multi-user, multi-programming communication library for user level communication on top of high...
Joachim M. Blum, Thomas M. Warschko, Walter F. Tic...
IPPS
1998
IEEE
15 years 4 months ago
Optimizing Data Scheduling on Processor-in-Memory Arrays
In the study of PetaFlop project, Processor-In-Memory array was proposed to be a target architecture in achieving 1015 floating point operations per second computing performance. ...
Yi Tian, Edwin Hsing-Mean Sha, Chantana Chantrapor...