Sciweavers

13180 search results - page 2195 / 2636
» Network Models
Sort
View
ICCAD
2004
IEEE
138views Hardware» more  ICCAD 2004»
16 years 3 months ago
A thermal-driven floorplanning algorithm for 3D ICs
As the technology progresses, interconnect delays have become bottlenecks of chip performance. Three dimensional (3D) integrated circuits are proposed as one way to address this p...
Jason Cong, Jie Wei, Yan Zhang
CGO
2005
IEEE
15 years 11 months ago
A Progressive Register Allocator for Irregular Architectures
Register allocation is one of the most important optimizations a compiler performs. Conventional graphcoloring based register allocators are fast and do well on regular, RISC-like...
David Koes, Seth Copen Goldstein
FPL
2003
Springer
259views Hardware» more  FPL 2003»
15 years 11 months ago
Branch Optimisation Techniques for Hardware Compilation
Abstract. This paper explores using information about program branch probabilities to optimise reconfigurable designs. The basic premise is to promote utilization by dedicating mo...
Henry Styles, Wayne Luk
IJAIT
2006
121views more  IJAIT 2006»
15 years 6 months ago
An Efficient Feature Selection Algorithm for Computer-aided Polyp Detection
We present an efficient feature selection algorithm for computer aided detection (CAD) computed tomographic (CT) colonography. The algorithm 1) determines an appropriate piecewise...
Jiang Li, Jianhua Yao, Ronald M. Summers, Nicholas...
ICIP
2007
IEEE
16 years 7 months ago
Iterative Blind Image Motion Deblurring via Learning a No-Reference Image Quality Measure
In this paper, we propose a learning-based image restoration algorithm for restoring images degraded by uniform motion blurs. The motion blur parameters are first approximately es...
Wen-Hao Lee, Shang-Hong Lai, Chia-Lun Chen
« Prev « First page 2195 / 2636 Last » Next »