Sciweavers

10935 search results - page 1980 / 2187
» Neural Programming Language
Sort
View
JNW
2006
126views more  JNW 2006»
15 years 1 months ago
Gateway Deployment optimization in Cellular Wi-Fi Mesh Networks
With the standardization of IEEE 802.11, there has been an explosive growth of wireless local area networks (WLAN). Recently, this cost effective technology is being developed aggr...
Rajesh Prasad, Hongyi Wu
LOBJET
2006
196views more  LOBJET 2006»
15 years 1 months ago
Mapping High-Level Business Rules To and Through Aspects
Many object-oriented software applications contain implicit business rules. Although there exist many approaches that advocate the separation of rules, the rules' connections ...
María Agustina Cibrán, Maja D'Hondt,...
ASE
2005
137views more  ASE 2005»
15 years 1 months ago
Rewriting-Based Techniques for Runtime Verification
Techniques for efficiently evaluating future time Linear Temporal Logic (abbreviated LTL) formulae on finite execution traces are presented. While the standard models of LTL are i...
Grigore Rosu, Klaus Havelund
TOPLAS
2008
138views more  TOPLAS 2008»
15 years 1 months ago
Decomposing bytecode verification by abstract interpretation
act Interpretation C. BERNARDESCHI, N. DE FRANCESCO, G. LETTIERI, L. MARTINI, and P. MASCI Universit`a di Pisa Bytecode verification is a key point in the security chain of the Jav...
Cinzia Bernardeschi, Nicoletta De Francesco, Giuse...
LCTRTS
2010
Springer
14 years 11 months ago
Compiler directed network-on-chip reliability enhancement for chip multiprocessors
Chip multiprocessors (CMPs) are expected to be the building blocks for future computer systems. While architecting these emerging CMPs is a challenging problem on its own, program...
Ozcan Ozturk, Mahmut T. Kandemir, Mary Jane Irwin,...
« Prev « First page 1980 / 2187 Last » Next »