1517 search results - page 294 / 304 » New Approach To A Class Of Matrices |
WETICE
1997
IEEE
15 years 3 months ago
1997
IEEE
Contemporary product design and process development is based on an iterative specify-evaluate-revise approach which is often time intensive and therein non-responsive to customer ...
113
click to vote
ISCA
1996
IEEE
15 years 3 months ago
1996
IEEE
Memory latency is an important bottleneck in system performance that cannot be adequately solved by hardware alone. Several promising software techniques have been shown to addres...
ISCA
2010
IEEE
15 years 3 months ago
2010
IEEE
As leakage and other charge storage limitations begin to impair the scalability of DRAM, non-volatile resistive memories are being developed as a potential replacement. Unfortunat...
DATE
2010
IEEE
15 years 2 months ago
2010
IEEE
Abstract--This paper summarizes a special session on multicore/multi-processor system-on-chip (MPSoC) programming challenges. Wireless multimedia terminals are among the key driver...
USENIX
2007
15 years 2 months ago
2007
Monitoring and mining real-time network data streams is crucial for managing and operating data networks. The information that network operators desire to extract from the network...