Sciweavers

73 search results - page 14 / 15
» New Results on Instruction Cache Attacks
Sort
View
ISLPED
2005
ACM
98views Hardware» more  ISLPED 2005»
13 years 11 months ago
Synonymous address compaction for energy reduction in data TLB
Modern processors can issue and execute multiple instructions per cycle, often performing multiple memory operations simultaneously. To reduce stalls due to resource conflicts, m...
Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, M...
MICRO
1997
IEEE
82views Hardware» more  MICRO 1997»
13 years 10 months ago
Procedure Based Program Compression
Cost and power consumption are two of the most important design factors for many embedded systems, particularly consumer devices. Products such as Personal Digital Assistants, pag...
Darko Kirovski, Johnson Kin, William H. Mangione-S...
CRYPTO
2010
Springer
157views Cryptology» more  CRYPTO 2010»
13 years 7 months ago
Oblivious RAM Revisited
We reinvestigate the oblivious RAM concept introduced by Goldreich and Ostrovsky, which enables a client, that can store locally only a constant amount of data, to store remotely ...
Benny Pinkas, Tzachy Reinman
VLSID
2006
IEEE
169views VLSI» more  VLSID 2006»
14 years 7 days ago
A Low Leakage and SNM Free SRAM Cell Design in Deep Sub Micron CMOS Technology
As the IC process technology scales, the oxide thickness and operating voltage continues to decrease. The gate oxide thickness in recent and future IC process technology has appro...
Sanjeev K. Jain, Pankaj Agarwal
DASFAA
2007
IEEE
160views Database» more  DASFAA 2007»
14 years 17 days ago
Implementation of Bitmap Based Incognito and Performance Evaluation
In the era of the Internet, more and more privacy-sensitive data is published online. Even though this kind of data are published with sensitive attributes such as name and social ...
Hyun-Ho Kang, Jae-Myung Kim, Gap-Joo Na, Sang-Won ...