Sciweavers

864 search results - page 49 / 173
» New Strategies for System-Level Design
Sort
View
PDP
2010
IEEE
15 years 5 months ago
Impact of Parallel Workloads on NoC Architecture Design
— Due to the multi-core processors, the importance of parallel workloads has increased considerably. However, manycore chips demand new interconnection strategies, since traditio...
Henrique Cota de Freitas, Lucas Mello Schnorr, Mar...
DATE
2005
IEEE
235views Hardware» more  DATE 2005»
15 years 3 months ago
Challenges in Embedded Memory Design and Test
Both the number of embedded memories, as well as the total embedded memory content in our chips is growing steadily. Time for chip designers, EDA makers, and test engineers to upd...
Erik Jan Marinissen, Betty Prince, Doris Keitel-Sc...
EMO
2006
Springer
161views Optimization» more  EMO 2006»
15 years 1 months ago
Design Issues in a Multiobjective Cellular Genetic Algorithm
In this paper we study a number of issues related to the design of a cellular genetic algorithm (cGA) for multiobjective optimization. We take as an starting point an algorithm fol...
Antonio J. Nebro, Juan José Durillo, Franci...
FOCS
2007
IEEE
15 years 4 months ago
Mechanism Design via Differential Privacy
We study the role that privacy-preserving algorithms, which prevent the leakage of specific information about participants, can play in the design of mechanisms for strategic age...
Frank McSherry, Kunal Talwar
ASPDAC
2006
ACM
153views Hardware» more  ASPDAC 2006»
15 years 4 months ago
Diagonal routing in high performance microprocessor design
This paper presents a diagonal routing method which is applied to an actual microprocessor prototype chip. While including the layout functions for the conventional Manhattan rout...
Noriyuki Ito, Hideaki Katagiri, Ryoichi Yamashita,...