Sciweavers

357 search results - page 18 / 72
» No new wires
Sort
View
92
Voted
ICCD
2004
IEEE
135views Hardware» more  ICCD 2004»
15 years 9 months ago
Design Methodologies and Architecture Solutions for High-Performance Interconnects
In Deep Sub-Micron (DSM) technologies, interconnects play a crucial role in the correct functionality and largely impact the performance of complex System-on-Chip (SoC) designs. F...
Davide Pandini, Cristiano Forzan, Livio Baldi
108
Voted
ISPD
2004
ACM
134views Hardware» more  ISPD 2004»
15 years 5 months ago
Performance-driven register insertion in placement
As the CMOS technology is scaled into the dimension of nanometer, the clock frequencies and die sizes of ICs are shown to be increasing steadily [5]. Today, global wires that requ...
Dennis K. Y. Tong, Evangeline F. Y. Young
DAC
2003
ACM
15 years 5 months ago
Crosstalk noise in FPGAs
In recent years, due to rapid advances in VLSI manufacturing technology capable of packing more and more devices and wires on a chip, crosstalk has emerged as a serious problem af...
Yajun Ran, Malgorzata Marek-Sadowska
98
Voted
ICCAD
2005
IEEE
200views Hardware» more  ICCAD 2005»
15 years 9 months ago
CDMA/FDMA-interconnects for future ULSI communications
Future inter- and intra-ULSI interconnect systems demand extremely high data rates as well as bi-directional multi-I/O concurrent service, re-configurable computing/processing arc...
M. Frank Chang
119
Voted
NANONET
2009
Springer
200views Chemistry» more  NANONET 2009»
15 years 7 months ago
Repeater Insertion for Two-Terminal Nets in Three-Dimensional Integrated Circuits
A new approach for inserting repeaters in 3-D interconnects is proposed. The allocation of repeaters along an interplane interconnect is iteratively determined. The proposed approa...
Hu Xu, Vasilis F. Pavlidis, Giovanni De Micheli