Sciweavers

357 search results - page 28 / 72
» No new wires
Sort
View
99
Voted
ISMVL
2003
IEEE
101views Hardware» more  ISMVL 2003»
15 years 5 months ago
Bidirectional Data Transfer Based Asynchronous VLSI System Using Multiple-Valued Current Mode Logic
A new asynchronous data transfer scheme using multiple-valued 2-color 1-phase coding, called a bidirectional data transfer scheme, is proposed for a highperformance and low-power ...
Takahiro Hanyu, Tomohiro Takahashi, Michitaka Kame...
123
Voted
DATE
2000
IEEE
142views Hardware» more  DATE 2000»
15 years 4 months ago
Power and Delay Reduction via Simultaneous Logic and Placement Optimization in FPGAs
Traditional FPGA design flows have treated logic synthesis and physical design as separate steps. With the recent advances in technology, the lack of information on the physical ...
Balakrishna Kumthekar, Fabio Somenzi
78
Voted
ACSD
2004
IEEE
118views Hardware» more  ACSD 2004»
15 years 4 months ago
Verification and Implementation of Delay-Insensitive Processes in Restrictive Environments
Abstract. A delay-insensitive module communicates with its environment through wires of unbounded delay. To avoid transmission interference, the absorption of a signal transition m...
Hemangee K. Kapoor, Mark B. Josephs, Dennis P. Fur...
SPAA
2009
ACM
15 years 9 months ago
A randomized, o(log w)-depth 2 smoothing network
A K-smoothing network is a distributed, low-contention data structure where tokens arrive arbitrarily on w input wires and reach w output wires via their completely asynchronous p...
Marios Mavronicolas, Thomas Sauerwald
DEXAW
1999
IEEE
128views Database» more  DEXAW 1999»
15 years 4 months ago
Trends and Future of Mobile Computing
Networking homes, offices, cars and hand-held computers is the current trend of distributed mobile computing. The ever growing demand of the enterprise for integrating new technol...
Andry Rakotonirainy