Sciweavers

357 search results - page 52 / 72
» No new wires
Sort
View
MICRO
2006
IEEE
74views Hardware» more  MICRO 2006»
15 years 6 months ago
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware
Although processor design verification consumes ever-increasing resources, many design defects still slip into production silicon. In a few cases, such bugs have caused expensive...
Smruti R. Sarangi, Abhishek Tiwari, Josep Torrella...
103
Voted
ASPDAC
2006
ACM
137views Hardware» more  ASPDAC 2006»
15 years 6 months ago
Parameterized block-based non-gaussian statistical gate timing analysis
As technology scales down, timing verification of digital integrated circuits becomes an increasingly challenging task due to the gate and wire variability. Therefore, statistical...
Soroush Abbaspour, Hanif Fatemi, Massoud Pedram
ASPDAC
2006
ACM
111views Hardware» more  ASPDAC 2006»
15 years 6 months ago
Power distribution techniques for dual VDD circuits
Extensive research has proposed the use of multiple on-die power supplies (VDD) for reducing power consumption in CMOS circuits. We present a detailed study and design techniques ...
Sarvesh H. Kulkarni, Dennis Sylvester
91
Voted
DATE
2005
IEEE
108views Hardware» more  DATE 2005»
15 years 6 months ago
A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks
As packet-switching interconnection networks replace buses and dedicated wires to become the standard on-chip interconnection fabric, reducing their power consumption has been ide...
Hangsheng Wang, Li-Shiuan Peh, Sharad Malik
ICPADS
2005
IEEE
15 years 6 months ago
Universal Routing in Distributed Networks
We show that universal routing can be achieved with low overhead in distributed networks. The validity of our results rests on a new network called the fat-stack. We show that fro...
Kevin F. Chen, Edwin Hsing-Mean Sha, Bin Xiao