Sciweavers

134 search results - page 10 / 27
» NoC-Based FPGA: Architecture and Routing
Sort
View
NOCS
2007
IEEE
15 years 3 months ago
NoC-Based FPGA: Architecture and Routing
We present a novel network-on-chip-based architecture for future programmable chips (FPGAs). A key challenge for FPGA design is supporting numerous highly variable design instance...
Roman Gindin, Israel Cidon, Idit Keidar
FPGA
1997
ACM
149views FPGA» more  FPGA 1997»
15 years 1 months ago
Signal Processing at 250 MHz Using High-Performance FPGA's
This paper describes an application in high-performance signal processing using reconfigurable computing engines: a 250 MHz cross-correlator for radio astronomy. Experimental resu...
Brian Von Herzen
ICCAD
1996
IEEE
76views Hardware» more  ICCAD 1996»
15 years 1 months ago
Directional bias and non-uniformity in FPGA global routing architectures
This paper investigates the effect of the prefabricated routing track distribution on the area-efficiency of FPGAs. The first question we address is whether horizontal and vertica...
Vaughn Betz, Jonathan Rose
65
Voted
FPT
2005
IEEE
132views Hardware» more  FPT 2005»
15 years 3 months ago
Accelerating FPGA Routing Using Architecture-Adaptive A* Techniques
Akshay Sharma, Scott Hauck
DAC
2000
ACM
15 years 10 months ago
An architecture-driven metric for simultaneous placement and global routing for FPGAs
FPGA routing resources typically consist of segments of various lengths. Due to the segmented routing architectures, the traditional measure of wiring cost (wirelength, delay, con...
Yao-Wen Chang, Yu-Tsang Chang