Sciweavers

325 search results - page 33 / 65
» Non-uniform Instruction Scheduling
Sort
View
89
Voted
MICRO
2002
IEEE
121views Hardware» more  MICRO 2002»
15 years 5 days ago
Convergent scheduling
Convergent scheduling is a general framework for instruction scheduling and cluster assignment for parallel, clustered architectures. A convergent scheduler is composed of many ind...
Walter Lee, Diego Puppin, Shane Swenson, Saman P. ...
ASPDAC
2008
ACM
135views Hardware» more  ASPDAC 2008»
15 years 2 months ago
Block cache for embedded systems
On chip memories provide fast and energy efficient storage for code and data in comparison to caches or external memories. We present techniques and algorithms that allow for an au...
Dominic Hillenbrand, Jörg Henkel
153
Voted
HPCA
2006
IEEE
16 years 27 days ago
An approach for implementing efficient superscalar CISC processors
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
Shiliang Hu, Ilhyun Kim, Mikko H. Lipasti, James E...
116
Voted
WETICE
1997
IEEE
15 years 4 months ago
Reliability, Scalability and Robustness Issues in IRI*
Over the past two years, we have used the IRI (Interactive Remote Instruction) system to teach several live interactive classes with students in different cities. While this syste...
Ehab S. Al-Shaer, Alaa Youssef, Hussein M. Abdel-W...
142
Voted
HPCA
1995
IEEE
15 years 4 months ago
The Effects of STEF in Finely Parallel Multithreaded Processors
The throughput of a multiple-pipelined processor suffers due to lack of sufficient instructions to make multiple pipelines busy and due to delays associated with pipeline depende...
Yamin Li, Wanming Chu