Sciweavers

325 search results - page 35 / 65
» Non-uniform Instruction Scheduling
Sort
View
84
Voted
ASPLOS
2006
ACM
15 years 6 months ago
A spatial path scheduling algorithm for EDGE architectures
Growing on-chip wire delays are motivating architectural features that expose on-chip communication to the compiler. EDGE architectures are one example of communication-exposed mi...
Katherine E. Coons, Xia Chen, Doug Burger, Kathryn...
ICCD
2004
IEEE
125views Hardware» more  ICCD 2004»
15 years 9 months ago
IPC Driven Dynamic Associative Cache Architecture for Low Energy
Existing schemes for cache energy optimization incorporate a limited degree of dynamic associativity: either direct mapped or full available associativity (say 4-way). In this pap...
Sriram Nadathur, Akhilesh Tyagi
IPPS
1998
IEEE
15 years 4 months ago
An Enhanced Co-Scheduling Method Using Reduced MS-State Diagrams
Instruction scheduling methods based on the construction of state diagrams (or automata) have been used for architectures involving deeply pipelined function units. However, the s...
Ramaswamy Govindarajan, N. S. S. Narasimha Rao, Er...
158
Voted
ACMIDC
2010
14 years 10 months ago
vSked: an interactive visual schedule system for use in classrooms for children with autism
Children with autism often experience substantial challenges in understanding, structuring, and predicting the activities in their daily lives. The use of symbols to represent a s...
Michael T. Yeganyan, Meg Cramer, Lou Anne Boyd, Gi...
104
Voted
DAC
1998
ACM
16 years 1 months ago
Power Optimization of Variable Voltage Core-Based Systems
The growing class of portable systems, such as personal computing and communication devices, has resulted in a new set of system design requirements, mainly characterized by domin...
Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkon...