Sciweavers

325 search results - page 37 / 65
» Non-uniform Instruction Scheduling
Sort
View
85
Voted
DAC
2006
ACM
16 years 1 months ago
Design space exploration using time and resource duality with the ant colony optimization
Design space exploration during high level synthesis is often conducted through ad-hoc probing of the solution space using some scheduling algorithm. This is not only time consumi...
Gang Wang, Wenrui Gong, Brian DeRenzi, Ryan Kastne...
INFOCOM
2002
IEEE
15 years 5 months ago
Scheduling Processing Resources in Programmable Routers
—To provide flexibility in deploying new protocols and services, general-purpose processing engines are being placed in the datapath of routers. Such network processors are typi...
Prashanth Pappu, Tilman Wolf
72
Voted
INTERFACES
2008
77views more  INTERFACES 2008»
15 years 15 days ago
Showcase Scheduling at Fred Astaire East Side Dance Studio
: The ballroom dancing showcases at Fred Astaire East Side Dance Studio in Manhattan are held at least twice a year and provide the students with an environment for socializing, pr...
Miguel A. Lejeune, Nevena Yakova
108
Voted
ICASSP
2008
IEEE
15 years 7 months ago
Address assignment sensitive variable partitioning and scheduling for DSPS with multiple memory banks
Multiple memory banks design is employed in many high performance DSP processors. This architectural feature supports higher memory bandwidth by allowing multiple data memory acce...
Chun Jason Xue, Tiantian Liu, Zili Shao, Jingtong ...
93
Voted
PLDI
1996
ACM
15 years 4 months ago
A Reduced Multipipeline Machine Description that Preserves Scheduling Constraints
High performance compilers increasingly rely on accurate modeling of the machine resources to efficiently exploit the instruction level parallelism of an application. In this pape...
Alexandre E. Eichenberger, Edward S. Davidson