Sciweavers

325 search results - page 54 / 65
» Non-uniform Instruction Scheduling
Sort
View
DAC
2003
ACM
16 years 1 months ago
A retargetable micro-architecture simulator
The capability of performing architectural exploration has become essential for embedded microprocessor design in System-On-Chip. While many retargetable instruction set (ISA) sim...
Wai Sum Mong, Jianwen Zhu
105
Voted
HPCA
2008
IEEE
16 years 25 days ago
Runahead Threads to improve SMT performance
In this paper, we propose Runahead Threads (RaT) as a valuable solution for both reducing resource contention and exploiting memory-level parallelism in Simultaneous Multithreaded...
Tanausú Ramírez, Alex Pajuelo, Olive...
83
Voted
OSDI
2008
ACM
16 years 23 days ago
Lightweight, High-Resolution Monitoring for Troubleshooting Production Systems
Production systems are commonly plagued by intermittent problems that are difficult to diagnose. This paper describes a new diagnostic tool, called Chopstix, that continuously col...
Sapan Bhatia, Abhishek Kumar, Marc E. Fiuczynski, ...
89
Voted
RTSS
2008
IEEE
15 years 6 months ago
Merging State and Preserving Timing Anomalies in Pipelines of High-End Processors
Many embedded systems are subject to temporal constraints that require advance guarantees on meeting deadlines. Such systems rely on static analysis to safely bound worst-case exe...
Sibin Mohan, Frank Mueller
LCTRTS
2005
Springer
15 years 6 months ago
Probabilistic source-level optimisation of embedded programs
Efficient implementation of DSP applications is critical for many embedded systems. Optimising C compilers for embedded processors largely focus on code generation and instructio...
Björn Franke, Michael F. P. O'Boyle, John Tho...