325 search results - page 55 / 65 » Non-uniform Instruction Scheduling |
GLVLSI
2010
IEEE
15 years 5 months ago
2010
IEEE
NBTI is one of the most important silicon reliability problems facing processor designers today. The impact of NBTI can be mitigated at both the circuit and microarchitecture leve...
112
click to vote
CODES
1999
IEEE
15 years 4 months ago
1999
IEEE
This paper introduces a flexible code generation framework dedicated to the design of application specific programmable processors. This tool allows the user to build specific com...
HPCA
1998
IEEE
15 years 4 months ago
1998
IEEE
A novel dynamic register renaming approach is proposed in this work. The key idea of the novel scheme is to delay the allocation of physical registers until a late stage in the pi...
99
Voted
HPCA
1997
IEEE
15 years 4 months ago
1997
IEEE
This paper represents a design study of the datapath for a very long instruction word (VLIW) video signal processor (VSP). VLIW architectures provide high parallelism and excellen...
102
click to vote
SPAA
1997
ACM
15 years 4 months ago
1997
ACM
- Multithreading aims to tolerate latency by overlapping communication with computation. This report explicates the multithreading capabilities of the EM-X distributed-memory multi...