Sciweavers

1333 search results - page 23 / 267
» Not a Number of Floating Point Problems
Sort
View
ICCD
2007
IEEE
151views Hardware» more  ICCD 2007»
15 years 9 months ago
Benchmarks and performance analysis of decimal floating-point applications
The IEEE P754 Draft Standard for Floating-point Arithmetic provides specifications for Decimal Floating-Point (DFP) formats and operations. Based on this standard, many developer...
Liang-Kai Wang, Charles Tsen, Michael J. Schulte, ...
VLSID
2006
IEEE
145views VLSI» more  VLSID 2006»
15 years 6 months ago
Novel BCD Adders and Their Reversible Logic Implementation for IEEE 754r Format
IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and a major enhancement to the standard is the addition of decimal format. This paper proposes two novel ...
Himanshu Thapliyal, Saurabh Kotiyal, M. B. Sriniva...
110
Voted
VTC
2006
IEEE
15 years 6 months ago
Complexity-Reduced Iterative MAP Receiver with Partial Sphere Decoding in Spatial Multiplexing System
– In this paper, a partial sphere decoding approach is proposed to reduce the computational complexity of implementing the iterative MAP receiver for spatial multiplexing system,...
Hyung Ho Park, Tae Young Min, Dong Seung Kwon, Chu...
96
Voted
PPOPP
2003
ACM
15 years 5 months ago
Using thread-level speculation to simplify manual parallelization
In this paper, we provide examples of how thread-level speculation (TLS) simplifies manual parallelization and enhances its performance. A number of techniques for manual parallel...
Manohar K. Prabhu, Kunle Olukotun
ICPP
1999
IEEE
15 years 4 months ago
Impact on Performance of Fused Multiply-Add Units in Aggressive VLIW Architectures
Loops are the main time consuming part of programs based on floating point computations. The performance of the loops is limited either by recurrences in the computation or by the...
David López, Josep Llosa, Eduard Ayguad&eac...