Sciweavers

1419 search results - page 138 / 284
» Notes on Formalizing Context
Sort
View
CADE
2007
Springer
16 years 1 months ago
A History-based Verification of Distributed Applications
Safety and security guarantees for individual applications in general depend on assumptions on the given context provided by distributed instances of operating systems, hardware pl...
Bruno Langenstein, Andreas Nonnengart, Georg Rock,...
GLVLSI
2009
IEEE
150views VLSI» more  GLVLSI 2009»
15 years 7 months ago
Contradictory antecedent debugging in bounded model checking
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
Daniel Große, Robert Wille, Ulrich Kühn...
CHARME
2005
Springer
136views Hardware» more  CHARME 2005»
15 years 6 months ago
Acceleration of SAT-Based Iterative Property Checking
Today, verification is becoming the dominating factor for successful circuit designs. In this context formal verification techniques allow to prove the correctness of a circuit ...
Daniel Große, Rolf Drechsler
ER
2003
Springer
150views Database» more  ER 2003»
15 years 6 months ago
EITH - A Unifying Representation for Database Schema and Application Code in Enterprise Knowledge Extraction
The integration of heterogeneous legacy databases requires understanding of database structure and content. We previously developed a theoretical and software infrastructure to sup...
Mark S. Schmalz, Joachim Hammer, Mingxi Wu, Oguzha...
95
Voted
ISSTA
2000
ACM
15 years 5 months ago
Classification schemes to aid in the analysis of real-time systems
This paper presents three sets of classification schemes for processes, properties, and transitions that can be used to assist in the analysis of real-time systems. These classifi...
Paul Z. Kolano, Richard A. Kemmerer