Sciweavers

697 search results - page 11 / 140
» On Composable System Timing, Task Timing, and WCET Analysis
Sort
View
RTAS
2005
IEEE
15 years 6 months ago
Timing Analysis for Sensor Network Nodes of the Atmega Processor Family
Low-end embedded architectures, such as sensor nodes, have become popular in diverse fields, many of which impose real-time constraints. Currently, the Atmel Atmega processor fam...
Sibin Mohan, Frank Mueller, David B. Whalley, Chri...
FPL
2007
Springer
105views Hardware» more  FPL 2007»
15 years 6 months ago
Time Predictable CPU and DMA Shared Memory Access
In this paper, we propose a first step towards a time predictable computer architecture for single-chip multiprocessing (CMP). CMP is the actual trend in server and desktop syste...
Christof Pitter, Martin Schoeberl
LCTRTS
2007
Springer
15 years 6 months ago
Generalizing parametric timing analysis
In the design of real-time and embedded systems, it is important to establish a bound on the worst-case execution time (WCET) of programs to assure via schedulability analysis tha...
Joel Coffman, Christopher A. Healy, Frank Mueller,...
WCET
2010
14 years 10 months ago
Toward Precise PLRU Cache Analysis
Schedulability analysis for hard real-time systems requires bounds on the execution times of its tasks. To obtain useful bounds in the presence of caches, cache analysis is mandat...
Daniel Grund, Jan Reineke