Sciweavers

7195 search results - page 158 / 1439
» On Computing Power
Sort
View
VLSID
2002
IEEE
114views VLSI» more  VLSID 2002»
16 years 1 months ago
Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-Chip (SoC) Applications
Embedded DRAM (eDRAM) power-energy estimation is presented for system-on-a-chip (SOC) applications. The main feature is the signal swing based analytic (SSBA) model, which improve...
Yong-Ha Park, Jeonghoon Kook, Hoi-Jun Yoo
103
Voted
AINA
2007
IEEE
15 years 7 months ago
Sim-PowerCMP: A Detailed Simulator for Energy Consumption Analysis in Future Embedded CMP Architectures
Continuous improvements in integration scale have made major microprocessor vendors to move to designs that integrate several processor cores on the same chip. Chip-multiprocessor...
Antonio Flores, Juan L. Aragón, Manuel E. A...
80
Voted
IPPS
2005
IEEE
15 years 6 months ago
Toward an Evaluation Infrastructure for Power and Energy Optimizations
Execution-driven simulators are often used for power/energy and performance evaluation. Simulators can provide semantic details but they provide insufficient speed and accuracy f...
Chunling Hu, Daniel A. Jiménez, Ulrich Krem...
107
Voted
DAC
1999
ACM
15 years 5 months ago
Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages
Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply...
Vijay Sundararajan, Keshab K. Parhi
WCNC
2010
IEEE
14 years 11 months ago
Interference Modeling for Cognitive Radio Networks with Power or Contention Control
—In this paper, we present an interference model for cognitive radio (CR) networks employing power control or contention control scheme. The probability density functions (PDFs) ...
Zengmao Chen, Cheng-Xiang Wang, Xuemin Hong, John ...