Sciweavers

7195 search results - page 379 / 1439
» On Computing Power
Sort
View
SAMOS
2004
Springer
15 years 10 months ago
with Wide Functional Units
— Architectural resources and program recurrences are the main limitations to the amount of Instruction-Level Parallelism (ILP) exploitable from loops, the most time-consuming pa...
Miquel Pericàs, Eduard Ayguadé, Javi...
ASPDAC
2007
ACM
88views Hardware» more  ASPDAC 2007»
15 years 9 months ago
Voltage Island Generation under Performance Requirement for SoC Designs
Using multiple supply voltages on a SoC design is an efficient way to achieve low power. However, it may lead to a complex power network and a huge number of level shifters if we j...
Wai-Kei Mak, Jr-Wei Chen
TOG
2012
221views Communications» more  TOG 2012»
13 years 7 months ago
Gabor noise by example
Procedural noise is a fundamental tool in Computer Graphics. However, designing noise patterns is hard. In this paper, we present Gabor noise by example, a method to estimate the ...
Bruno Galerne, Ares Lagae, Sylvain Lefebvre, Georg...
GECCO
2004
Springer
148views Optimization» more  GECCO 2004»
15 years 10 months ago
A Multi-objective Approach to Configuring Embedded System Architectures
Portable embedded systems are being driven by consumer demands to be thermally efficient, perform faster, and have longer battery life. To design such a system, various hardware un...
James Northern III, Michael A. Shanblatt
VLSID
2003
IEEE
104views VLSI» more  VLSID 2003»
16 years 5 months ago
Analyzing Soft Errors in Leakage Optimized SRAM Design
Reducing leakage power and improving the reliability of data stored in the memory cells are both becoming challenging as technology scales down. While the smaller threshold voltag...
Vijay Degalahal, Narayanan Vijaykrishnan, Mary Jan...