Sciweavers

7195 search results - page 68 / 1439
» On Computing Power
Sort
View
VLSID
2007
IEEE
98views VLSI» more  VLSID 2007»
16 years 8 days ago
Power Reduction in VLIW Processor with Compiler Driven Bypass Network
Neeraj Goel, Anshul Kumar, Preeti Ranjan Panda
VLSID
2005
IEEE
108views VLSI» more  VLSID 2005»
16 years 8 days ago
Design of a Low Power Image Watermarking Encoder Using Dual Voltage and Frequency
Saraju P. Mohanty, N. Ranganathan, K. Balakrishnan
EWSN
2010
Springer
15 years 6 months ago
Exploiting Overlapping Channels for Minimum Power Configuration in Real-Time Sensor Networks
Xiaodong Wang, Xiaorui Wang, Guoliang Xing, Yanjun...