Sciweavers

5109 search results - page 689 / 1022
» On Learning Limiting Programs
Sort
View
HPCA
1998
IEEE
15 years 10 months ago
The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization
As we look to the future, and the prospect of a billion transistors on a chip, it seems inevitable that microprocessors will exploit having multiple parallel threads. To achieve t...
J. Gregory Steffan, Todd C. Mowry
ISPAN
1997
IEEE
15 years 10 months ago
CASS: an efficient task management system for distributed memory architectures
The thesis of this research is that the task of exposing the parallelism in a given application should be left to the algorithm designer, who has intimate knowledge of the applica...
Jing-Chiou Liou, Michael A. Palis
ESEC
1997
Springer
15 years 10 months ago
Verification of Liveness Properties Using Compositional Reachability Analysis
The software architecture of a distributed program can be represented by a hierarchical composition of subsystems, with interacting processes at the leaves of the hierarchy. Compo...
Shing-Chi Cheung, Dimitra Giannakopoulou, Jeff Kra...
ICRA
1993
IEEE
118views Robotics» more  ICRA 1993»
15 years 10 months ago
Mechanical Computation for Passive Force Control
Force control implemented by a passive mechanical device (perhaps a wrist) has inherent advantages over active implementations. A passive mechanical device can regain some of the ...
Ambarish Goswami, Michael A. Peshkin
ASPLOS
1994
ACM
15 years 10 months ago
Interleaving: A Multithreading Technique Targeting Multiprocessors and Workstations
There is an increasing trend to use commodity microprocessors as the compute engines in large-scale multiprocessors. However, given that the majority of the microprocessors are so...
James Laudon, Anoop Gupta, Mark Horowitz