Sciweavers

5109 search results - page 884 / 1022
» On Learning Limiting Programs
Sort
View
CGO
2005
IEEE
15 years 8 months ago
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
Modern embedded microprocessors use low power on-chip memories called scratch-pad memories to store frequently executed instructions and data. Unlike traditional caches, scratch-p...
Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh ...
EAGC
2004
Springer
15 years 8 months ago
Monitoring Message-Passing Parallel Applications in the Grid with GRM and Mercury Monitor
Application monitoring in the grid for parallel applications is hardly supported in recent grid infrastructures. There is a need to visualize the behavior of the program during its...
Norbert Podhorszki, Zoltán Balaton, Gabor G...
HICSS
2003
IEEE
121views Biometrics» more  HICSS 2003»
15 years 8 months ago
MOBICHARTS: A Notation to Specify Mobile Computing Applications
A standard notation, that unambiguously expresses different aspects of a system, is important to the process of software development. The expressiveness of a standard notation hel...
Satyajit Acharya, Hrushikesha Mohanty, R. K. Shyam...
ISCA
2003
IEEE
110views Hardware» more  ISCA 2003»
15 years 8 months ago
Guided Region Prefetching: A Cooperative Hardware/Software Approach
Despite large caches, main-memory access latencies still cause significant performance losses in many applications. Numerous hardware and software prefetching schemes tolerate th...
Zhenlin Wang, Doug Burger, Steven K. Reinhardt, Ka...
SC
2003
ACM
15 years 8 months ago
Identifying and Exploiting Spatial Regularity in Data Memory References
The growing processor/memory performance gap causes the performance of many codes to be limited by memory accesses. If known to exist in an application, strided memory accesses fo...
Tushar Mohan, Bronis R. de Supinski, Sally A. McKe...