Sciweavers

8728 search results - page 155 / 1746
» On Reduct Construction Algorithms
Sort
View
FPGA
1998
ACM
153views FPGA» more  FPGA 1998»
15 years 10 months ago
SMAP: Heterogeneous Technology Mapping for Area Reduction in FPGAs with Embedded Memory Arrays
It has become clear that large embedded con gurable memory arrays will be essential in future FPGAs. Embedded arrays provide high-density high-speed implementations of the storage...
Steven J. E. Wilton
ISCI
2006
58views more  ISCI 2006»
15 years 6 months ago
Streaming data reduction using low-memory factored representations
Many special purpose algorithms exist for extracting information from streaming data. Constraints are imposed on the total memory and on the average processing time per data item....
David Littau, Daniel Boley
TVCG
2008
149views more  TVCG 2008»
15 years 6 months ago
Antialiasing Procedural Shaders with Reduction Maps
Both texture maps and procedural shaders suffer from rendering artifacts during minification. Unlike texture maps, there exist no good automatic method to antialias procedural shad...
R. B. Van Horn III, Greg Turk
TSMC
2002
110views more  TSMC 2002»
15 years 5 months ago
Complexity reduction for "large image" processing
We present a method for sampling feature vectors in large (e.g., 2000 5000 16 bit) images that finds subsets of pixel locations which represent "regions" in the image. Sa...
Nikhil R. Pal, James C. Bezdek
TC
2011
15 years 1 months ago
Energy Reduction in Consolidated Servers through Memory-Aware Virtual Machine Scheduling
—Increasing energy consumption in server consolidation environments leads to high maintenance costs for data centers. Main memory, no less than processor, is a major energy consu...
Jae-Wan Jang, Myeongjae Jeon, Hyo-Sil Kim, Heeseun...