Sciweavers

2452 search results - page 145 / 491
» On Reduction of Lagrange Systems
Sort
View
COMCOM
1998
117views more  COMCOM 1998»
15 years 5 months ago
Specification, validation, and verification of time-critical systems
In this paper, we propose a new formalism, named the Timed Communicating Finite State Machine (Timed CFSM), for specifying and verifying time-critical systems. Timed CFSM preserve...
Shiuh-Pyng Shieh, Jun-Nan Chen
TVLSI
2002
98views more  TVLSI 2002»
15 years 5 months ago
Minimizing memory access energy in embedded systems by selective instruction compression
We propose a technique for reducing the energy spent in the memory-processor interface of an embedded system during the execution of firmware code. The method is based on the idea ...
Luca Benini, Alberto Macii, Enrico Macii, Massimo ...
TCOM
2011
114views more  TCOM 2011»
15 years 29 days ago
Iterative Receivers Based on Subblock Processing for Phase Noise Compensation in OFDM Systems
—An iterative algorithm employing decision feedback provided by either an equalizer or a channel decoder is proposed in order to compensate for the phase noise resulting from imp...
Myung-Kyu Lee, Kyeongcheol Yang, Kyungwhoon Cheun
TCAD
2010
94views more  TCAD 2010»
15 years 23 days ago
An Efficient Projector-Based Passivity Test for Descriptor Systems
Abstract--An efficient passivity test based on canonical projector techniques is proposed for descriptor systems (DSs) widely encountered in circuit and system modeling. The test f...
Zheng Zhang, Ngai Wong
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
16 years 6 months ago
Rapid Embedded Hardware/Software System Generation
This paper presents an RTL generation scheme for a SimpleScalar / PISA Instruction set architecture with system calls to implement C programs. The scheme utilizes ASIPmeister, a p...
Jorgen Peddersen, Seng Lin Shee, Andhi Janapsatya,...