1529 search results - page 21 / 306 » On Timing Analysis of Combinational Circuits |
78
Voted
CG
2005
Springer
14 years 9 months ago
2005
Springer
One main challenge in building interpreters for hand-drawn sketches is the task of parsing a sketch to locate the individual symbols. Many existing pen-based systems avoid this pr...
ICCAD
1999
IEEE
15 years 1 months ago
1999
IEEE
This paper presents a new solution for combining technology mapping with placement, coupling the two into one phase. The original aspects of our work are the use of libraryless ma...
DATE
1999
IEEE
15 years 1 months ago
1999
IEEE
A novel approach to testing sequential circuits that uses multi-level decision diagram representations is introduced. The proposed algorithm consists of a combination of scanning ...
ICCAD
1995
IEEE
15 years 1 months ago
1995
IEEE
: We present several techniques for accelerating dynamic vector compaction for combinational and sequential circuits. A key feature of all our techniques is that they significantly...
76
Voted
ASPDAC
2007
ACM
15 years 1 months ago
2007
ACM
Abstract-- In this paper we present the Statistical Retimingbased Timing Analysis (SRTA) algorithm. The goal is to compute the timing slack distribution for the nodes in the timing...