Sciweavers

1529 search results - page 23 / 306
» On Timing Analysis of Combinational Circuits
Sort
View
ICCAD
2006
IEEE
155views Hardware» more  ICCAD 2006»
15 years 6 months ago
Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design
Abstract— Chip-package thermal analysis is necessary for the design and synthesis of reliable, high-performance, low-power, compact integrated circuits (ICs). Many methods of IC ...
Yonghong Yang, Changyun Zhu, Zhenyu (Peter) Gu, Li...
DAC
2001
ACM
15 years 10 months ago
Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods
In this paper, we propose preconditioned Krylov-subspace iterative methods to perform efficient DC and transient simulations for large-scale linear circuits with an emphasis on po...
Tsung-Hao Chen, Charlie Chung-Ping Chen
ICDAR
2009
IEEE
15 years 4 months ago
Combination of Measurement-Level Classifiers: Output Normalization by Dynamic Time Warping
Classifier combination is a powerful strategy to support useful solutions in difficult classification problems. Notwithstanding, the effectiveness of a multi-classifier system str...
Giuseppe Pirlo, Donato Impedovo, Claudia Adamita T...
66
Voted
ICCAD
2003
IEEE
140views Hardware» more  ICCAD 2003»
15 years 6 months ago
Block-based Static Timing Analysis with Uncertainty
Static timing analysis is a critical step in design of any digital integrated circuit. Technology and design trends have led to significant increase in environmental and process v...
Anirudh Devgan, Chandramouli V. Kashyap
DATE
2005
IEEE
158views Hardware» more  DATE 2005»
15 years 3 months ago
Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits
In nanometer scaled CMOS devices significant increase in the subthreshold, the gate and the reverse biased junction band-toband-tunneling (BTBT) leakage, results in the large incr...
Saibal Mukhopadhyay, Swarup Bhunia, Kaushik Roy