Sciweavers

1529 search results - page 69 / 306
» On Timing Analysis of Combinational Circuits
Sort
View
DAC
2005
ACM
14 years 11 months ago
How accurately can we model timing in a placement engine?
This paper presents a novel placement algorithm for timing optimization based on a new and powerful concept, which we term differential timing analysis. Recognizing that accurate ...
Amit Chowdhary, Karthik Rajagopal, Satish Venkates...
ATS
2000
IEEE
145views Hardware» more  ATS 2000»
15 years 2 months ago
Compaction-based test generation using state and fault information
We present a new test generation procedure for sequential circuits using newly traversed state and newly detected fault information obtained between successive iterations of vecto...
Ashish Giani, Shuo Sheng, Michael S. Hsiao, Vishwa...
TIM
2010
294views Education» more  TIM 2010»
14 years 4 months ago
Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems
In this paper, a novel low-power design technique is proposed to minimize the standby leakage power in nanoscale CMOS very large scale integration (VLSI) systems by generating the ...
HeungJun Jeon, Yong-Bin Kim, Minsu Choi
DAC
2009
ACM
15 years 10 months ago
Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis
In this paper, a design method for automotive architectures is proposed. The two main technical contributions are (i) a novel hardware/software architecture encoding that unifies ...
Jürgen Teich, Martin Lukasiewycz, Michael Gla...
DATE
2002
IEEE
111views Hardware» more  DATE 2002»
15 years 2 months ago
A Linear-Centric Modeling Approach to Harmonic Balance Analysis
In this paper we propose a new harmonic balance simulation methodology based on a linear-centric modeling approach. A linear circuit representation of the nonlinear devices and as...
Peng Li, Lawrence T. Pileggi