Sciweavers

1529 search results - page 91 / 306
» On Timing Analysis of Combinational Circuits
Sort
View
VLSID
2002
IEEE
100views VLSI» more  VLSID 2002»
15 years 2 months ago
Layout-Driven Timing Optimization by Generalized De Morgan Transform
We propose a timing-oriented logic optimization technique called Generalized De Morgan (GDM) transform, that integrates gate resizing, net buffering and De Morgan transformation. ...
Supratik Chakraborty, Rajeev Murgai
BIBE
2004
IEEE
160views Bioinformatics» more  BIBE 2004»
15 years 1 months ago
A Time Series Analysis of Microarray Data
As the capture and analysis of single-time-point microarray expression data becomes routine, investigators are turning to time-series expression data to investigate complex gene r...
Selnur Erdal, Ozgur Ozturk, David L. Armbruster, H...
CCGRID
2008
IEEE
15 years 4 months ago
Modeling "Just-in-Time" Communication in Distributed Real-Time Multimedia Applications
—The research area of Multimedia Content Analysis (MMCA) considers all aspects of the automated extraction of new knowledge from large multimedia data streams and archives. In re...
R. Yang, Robert D. van der Mei, D. Roubos, Frank J...
DATE
2007
IEEE
150views Hardware» more  DATE 2007»
15 years 4 months ago
A low-SER efficient core processor architecture for future technologies
Device scaling in new and future technologies brings along severe increase in the soft error rate of circuits, for combinational and sequential logic. Although potential solutions...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
GLVLSI
2005
IEEE
122views VLSI» more  GLVLSI 2005»
15 years 3 months ago
Thermal aware cell-based full-chip electromigration reliability analysis
A hierarchical scheme with cells and modules is crucial for managing design complexity during a large integrated circuit design. We present a methodology for thermal aware cell-ba...
Syed M. Alam, Donald E. Troxel, Carl V. Thompson