Sciweavers

364 search results - page 42 / 73
» On Tools for Modeling High-Performance Embedded Systems
Sort
View
IESS
2007
Springer
92views Hardware» more  IESS 2007»
15 years 3 months ago
An Interactive Model Re-Coder for Efficient SoC Specification
To overcome the complexity in System-on-Chip (SoC) design, researchers have developed sophisticated design flows that significantly reduce the development time through automation...
Pramod Chandraiah, Rainer Dömer
CODES
2003
IEEE
15 years 3 months ago
RTOS scheduling in transaction level models
the level of abstraction in system design promises to enable faster exploration of the design space at early stages. While scheduling decision for embedded software has great impa...
Haobo Yu, Andreas Gerstlauer, Daniel Gajski
DATE
2003
IEEE
134views Hardware» more  DATE 2003»
15 years 3 months ago
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
The design of high performance multimedia systems in a short time force us to use IP's blocks in many designs. However, their correct integration in a design implies more com...
Adel Baganne, Imed Bennour, Mehrez Elmarzougui, Ri...
DATE
2005
IEEE
278views Hardware» more  DATE 2005»
15 years 3 months ago
Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation
Designers of factory automation applications increasingly demand for tools for rapid prototyping of hardware extensions to existing systems and verification of resulting behavior...
Franco Fummi, Mirko Loghi, Stefano Martini, Marco ...
VAMOS
2007
Springer
15 years 3 months ago
Challenges in the Application of Feature Modelling in Fixed Line Telecommunications
The global telephone system is a complex transmission network, the features of which are defined to a very high level by ITU-T standards. It is therefore a prime candidate at whi...
Charles Gillan, Peter Kilpatrick, Ivor T. A. Spenc...