Sciweavers

2593 search results - page 390 / 519
» On Two Problems of Nano-PLA Design
Sort
View
MICRO
2008
IEEE
118views Hardware» more  MICRO 2008»
16 years 13 days ago
Notary: Hardware techniques to enhance signatures
Hardware signatures have been recently proposed as an efficient mechanism to detect conflicts amongst concurrently running transactions in transactional memory systems (e.g., Bulk...
Luke Yen, Stark C. Draper, Mark D. Hill
TCAD
2010
194views more  TCAD 2010»
15 years 23 days ago
Layout Decomposition Approaches for Double Patterning Lithography
Abstract--In double patterning lithography (DPL) layout decomposition for 45nm and below process nodes, two features must be assigned opposite colors (corresponding to different ex...
Andrew B. Kahng, Chul-Hong Park, Xu Xu, Hailong Ya...
SIGCOMM
2005
ACM
15 years 11 months ago
Towards a global IP anycast service
IP anycast, with its innate ability to find nearby resources in a robust and efficient fashion, has long been considered an important means of service discovery. The growth of P2...
Hitesh Ballani, Paul Francis
OOPSLA
2005
Springer
15 years 11 months ago
A software product line architecture for distributed real-time and embedded systems: a separation of concerns approach
This paper presents a separation of concerns approach to solve the tangling problem of functional and Quality of Service (QoS) concerns in traditional Component-based Software Eng...
Shih-Hsi Liu
ISPD
2004
ACM
146views Hardware» more  ISPD 2004»
15 years 11 months ago
Power-aware clock tree planning
Modern processors and SoCs require the adoption of poweroriented design styles, due to the implications that power consumption may have on reliability, cost and manufacturability ...
Monica Donno, Enrico Macii, Luca Mazzoni