Sciweavers

2674 search results - page 107 / 535
» On architecture transparency in operating systems
Sort
View
VLSID
2007
IEEE
99views VLSI» more  VLSID 2007»
15 years 10 months ago
Low Power Implementation for Minimum Norm Sorting and Block Upper Tri-angularization of Matrices used in MIMO Wireless Systems
Multiple Input - Multiple Output (MIMO) wireless technology involves highly complex vectors and matrix computations which are directly related to increased power and area consumpt...
Zahid Khan, Tughrul Arslan, John S. Thompson, Ahme...
CORR
2007
Springer
141views Education» more  CORR 2007»
14 years 10 months ago
A Class of Parallel Tiled Linear Algebra Algorithms for Multicore Architectures
As multicore systems continue to gain ground in the High Performance Computing world, linear algebra algorithms have to be reformulated or new algorithms have to be developed in or...
Alfredo Buttari, Julien Langou, Jakub Kurzak, Jack...
DEBS
2007
ACM
15 years 1 months ago
Software architecture using fine-grained event-driven reactive components
In this paper, we describe design motivations and experience with a visual language that treats the architecture of a reactive system as a composition of small, asynchronous softw...
Paul Tarvydas, Norm Sanford
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
15 years 2 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for applicationāˆ’specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
WIESS
2000
14 years 11 months ago
HP Scalable Computing Architecture
The HP V-Class server family provides up to 32 processors and 32 GB of memory in a single cabinet. Scalable Computing Architecture technology allows multiple V-Class cabinets to b...
Arun Kumar, Randy Wright