301 search results - page 44 / 61 » On bounding the delay of a critical path |
121
click to vote
ISCA
1995
IEEE
15 years 3 months ago
1995
IEEE
For many programs, especially integer codes, untolerated load instruction latencies account for a significant portion of total execution time. In this paper, we present the desig...
ICCCN
2007
IEEE
15 years 1 months ago
2007
IEEE
—Geographic face routing provides an attractive way for packet delivery in wireless networks due to its high reliability and low overhead. A good face routing protocol should pro...
78
Voted
DAC
2009
ACM
16 years 23 days ago
2009
ACM
This paper describes a function-based timing-driven optimization technique for the synthesis of multi-level logic circuits. Motivated by the principles of parallel prefix computat...
102
click to vote
ICCAD
2006
IEEE
15 years 8 months ago
2006
IEEE
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
78
Voted
ICCAD
2003
IEEE
15 years 8 months ago
2003
IEEE
Static timing analysis is a critical step in design of any digital integrated circuit. Technology and design trends have led to significant increase in environmental and process v...