Sciweavers

2658 search results - page 238 / 532
» On efficient balanced codes
Sort
View
VLDB
2005
ACM
132views Database» more  VLDB 2005»
16 years 5 months ago
Hash-based labeling techniques for storage scaling
Scalable storage architectures allow for the addition or removal of storage devices to increase storage capacity and bandwidth or retire older devices. Assuming random placement of...
Shu-Yuen Didi Yao, Cyrus Shahabi, Per-Åke Larson
ISPD
2009
ACM
79views Hardware» more  ISPD 2009»
15 years 12 months ago
A routing approach to reduce glitches in low power FPGAs
Glitches (spurious transitions) are common in electronic circuits. In this paper we present a novel approach to reduce dynamic power in FPGAs by reducing glitches during the routi...
Quang Dinh, Deming Chen, Martin D. F. Wong
GRID
2007
Springer
15 years 11 months ago
A highly available job execution service in computational service market
— One of the major challenges in managing resources of computational Grids with diverse shared resources is how to meet users' QoS requirements and rationally distribute res...
Woochul Kang, H. Howie Huang, Andrew S. Grimshaw
HIPC
2007
Springer
15 years 11 months ago
P2P Document Tree Management in a Real-Time Collaborative Editing System
This paper presents our work in combining peer-to-peer dynamic tree management with hierarchical Operational Transformation (OT) over document trees to achieve low computational an...
Jon A. Preston, Sushil K. Prasad
144
Voted
ICPP
2003
IEEE
15 years 10 months ago
Performance and Power Impact of Issue-width in Chip-Multiprocessor Cores
In chip-multiprocessors (CMPs), the number of cores and the issue width of each core presents an important design trade-off to balance the amount of TLP and ILP between multi-thre...
Magnus Ekman, Per Stenström