Sciweavers

36 search results - page 4 / 8
» On generating compact test sequences for synchronous sequent...
Sort
View
ICCD
1997
IEEE
78views Hardware» more  ICCD 1997»
15 years 1 months ago
A new Approach for Initialization Sequences Computation for Synchronous Sequential Circuits
This paper presents a new approach to the automated generation of an initialization sequence for synchronous sequential circuits. Finding an initialization sequence is a hard task...
Fulvio Corno, Paolo Prinetto, Maurizio Rebaudengo,...
DATE
1997
IEEE
109views Hardware» more  DATE 1997»
15 years 1 months ago
Sequential circuit test generation using dynamic state traversal
A new method for state justi cation is proposed for sequential circuit test generation. The linear list of states dynamically obtained during the derivation of test vectors is use...
Michael S. Hsiao, Elizabeth M. Rudnick, Janak H. P...
ICCD
2003
IEEE
109views Hardware» more  ICCD 2003»
15 years 6 months ago
Independent Test Sequence Compaction through Integer Programming
We discuss the compaction of independent test sequences for sequential circuits. Our first contribution is the formulation of this problem as an integer program, which we then so...
Petros Drineas, Yiorgos Makris
ICCAD
1998
IEEE
116views Hardware» more  ICCAD 1998»
15 years 1 months ago
On primitive fault test generation in non-scan sequential circuits
A method is presented for identifying primitive path-delay faults in non-scan sequential circuits and generating robust tests for all robustly testable primitive faults. It uses t...
Ramesh C. Tekumalla, Premachandran R. Menon
73
Voted
DATE
1998
IEEE
92views Hardware» more  DATE 1998»
15 years 1 months ago
Fast Sequential Circuit Test Generation Using High-Level and Gate-Level Techniques
A new approach for sequential circuit test generation is proposed that combines software testing based techniques at the high level with test enhancement techniques at the gate le...
Elizabeth M. Rudnick, Roberto Vietti, Akilah Ellis...