Sciweavers

1846 search results - page 294 / 370
» On improving application utility prediction
Sort
View
WCW
2004
Springer
15 years 5 months ago
Overhaul: Extending HTTP to Combat Flash Crowds
The increasing use of the web for serving http content, for database transactions, etc. can place heavy stress on servers. Flash crowds can occur at a server when there is a burst ...
Jay A. Patel, Indranil Gupta
DATE
2003
IEEE
127views Hardware» more  DATE 2003»
15 years 5 months ago
Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology
In this paper we propose a design technique to pipeline cache memories for high bandwidth applications. With the scaling of technology cache access latencies are multiple clock cy...
Amit Agarwal, Kaushik Roy, T. N. Vijaykumar
IMC
2003
ACM
15 years 5 months ago
Source-level IP packet bursts: causes and effects
By source-level IP packet burst, we mean several IP packets sent back-to-back from the source of a flow. We first identify several causes of source-level bursts, including TCP...
Hao Jiang, Constantinos Dovrolis
DATE
2010
IEEE
140views Hardware» more  DATE 2010»
15 years 4 months ago
Construction of dual mode components for reconfiguration aware high-level synthesis
High-level synthesis has recently started to gain industrial acceptance, due to the improved quality of results and the multi-objective optimizations offered. One optimization area...
George Economakos, Sotirios Xydis, Ioannis Koutras...
ICCAD
1997
IEEE
144views Hardware» more  ICCAD 1997»
15 years 4 months ago
Exploiting off-chip memory access modes in high-level synthesis
Memory-intensive behaviors often contain large arrays that are synthesized into off-chip memories. With the increasing gap between on-chip and off-chip memory access delays, it is...
Preeti Ranjan Panda, Nikil D. Dutt, Alexandru Nico...