Sciweavers

2607 search results - page 60 / 522
» On the Architecture of System Verification Environments
Sort
View
ASE
2005
102views more  ASE 2005»
14 years 11 months ago
Modular Verification of Open Features Using Three-Valued Model Checking
Feature-oriented programming organizes programs around features rather than objects, thus better supporting extensible, product-line architectures. Programming languages increasin...
Harry C. Li, Shriram Krishnamurthi, Kathi Fisler
DAC
2003
ACM
15 years 5 months ago
A timing-accurate modeling and simulation environment for networked embedded systems
The design of state-of-the-art, complex embedded systems requires the capability of modeling and simulating the complex networked environment in which such systems operate. This i...
Franco Fummi, Giovanni Perbellini, Paolo Gallo, Ma...
ISSTA
2006
ACM
15 years 5 months ago
Towards supporting the architecture design process through evaluation of design alternatives
This paper addresses issues involved when an architect explore alternative designs including non-functional requirements; in our approach, non-functional requirements are expresse...
Lihua Xu, Scott A. Hendrickson, Eric Hettwer, Hada...
FMCAD
1998
Springer
15 years 4 months ago
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
We present a new approach to the verification of hardware systems with data dependencies using temporal logic symbolic model checking. As a benchmark we take Tomasulo's algori...
Sergey Berezin, Armin Biere, Edmund M. Clarke, Yun...
RTAS
2009
IEEE
15 years 6 months ago
The System-Level Simplex Architecture for Improved Real-Time Embedded System Safety
Embedded systems in safety-critical environments demand safety guarantees while providing many useful services that are too complex to formally verify or fully test. Existing appl...
Stanley Bak, Deepti K. Chivukula, Olugbemiga Adeku...