10718 search results - page 101 / 2144 » On the Circuit Implementation Problem |
118
click to vote
DAC
2004
ACM
15 years 9 months ago
2004
ACM
The Pentium® 4 processor architecture uses a 2x frequency core clock[1] to implement low latency integer ops. Low Voltage Swing logic circuits implemented in 90nm technology[2] m...
76
Voted
IPPS
2006
IEEE
15 years 9 months ago
2006
IEEE
— This paper investigates the implementation of a number of circuits used to perform a high speed closest value match lookup. The design is targeted particularly for use in a sea...
140
Voted
APCSAC
2003
IEEE
15 years 8 months ago
2003
IEEE
This paper discusses the use of signed-digit representations in the implementation of fast and efficient residue-arithmetic units. Improvements to existing signed-digit modulo adde...
116
Voted
DSD
2009
IEEE
15 years 6 months ago
2009
IEEE
—Reduction circuits are used to reduce rows of floating point values to single values. Binary floating point operators often have deep pipelines, which may cause hazards when m...
118
Voted
SBCCI
2006
ACM
15 years 9 months ago
2006
ACM
This paper presents the design of asynchronous circuits on synchronous FPGAs and CPLDs. Different design styles have been investigated through the implementation of dual-rail full...